aboutsummaryrefslogtreecommitdiff
path: root/src/ARMJIT_x64/ARMJIT_LoadStore.cpp
Commit message (Expand)AuthorAge
* fix for fastmem when pc is used as immediateRSDuck2020-07-08
* misc JIT changesRSDuck2020-07-08
* make linux work and fix a few bugsRSDuck2020-07-04
* reconcile DSi and JIT, fastmem for x64 and WindowsRSDuck2020-06-30
* make literal optimisation work againRSDuck2020-06-16
* first steps in bringing over the JIT refactor/fastmemRSDuck2020-06-16
* fix inlined IO register accessRSDuck2020-06-16
* allow allocating caller saved registersRSDuck2020-05-09
* rewrite JIT memory emulationRSDuck2020-05-09
* fix regression from last commitRSDuck2020-04-26
* don't use param registers for ReadBanked/WriteBankedRSDuck2020-04-26
* compile UMULLs and some fixesRSDuck2020-04-26
* improve nop handling and proper behaviour for LDM^RSDuck2020-04-26
* disable literal optimations in DTCMRSDuck2020-04-26
* make literal optimisation more reliableRSDuck2020-04-26
* integrate changes from ARM64 backend and moreRSDuck2020-04-26
* decrease jit block cache address granularityRSDuck2020-04-26
* new block cache and much more...RSDuck2020-04-26
* more fixes for flag optimisationRSDuck2020-04-26
* abandon pipelining on jitRSDuck2020-04-26
* remove unneeded dolphin code, C++11 static_assertRSDuck2020-04-26
* jit: LDM/STM keep proper stack alignmentRSDuck2020-04-26
* jit: fix linuxRSDuck2020-04-26
* jit: LDM/STM finally(!) working + MUL, MLA and CLZRSDuck2020-04-26
* jit: branch instructionsRSDuck2020-04-26
* jit: thumb block transfer workingRSDuck2020-04-26
* JIT: most mem instructions workingRSDuck2020-04-26
* JIT: compilation of word load and storeRSDuck2020-04-26
* jit: correct cycle counting for thumb shift by regRSDuck2020-04-26