aboutsummaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorRSDuck <rsduck@users.noreply.github.com>2019-08-17 16:50:48 +0200
committerRSDuck <rsduck@users.noreply.github.com>2020-06-16 11:55:24 +0200
commit316378092ac1791f4ada3b6b81b2681eab14d58d (patch)
treecf910cd41ce7a87ee4122ba9d9a5f66902171536 /src
parent26ecf6bb3c0fe6dec76433662e69903cc453242b (diff)
abandon pipelining on jit
fixes Golden Sun Dawn this makes the cpu state incompatible between interpreter and JIT. That's why switching cpu mode requires a restart(not requiring is stupid anyway) and the pipeline is manually filled when making a save state.
Diffstat (limited to 'src')
-rw-r--r--src/ARM.cpp46
-rw-r--r--src/ARM.h6
-rw-r--r--src/ARMJIT.cpp1
-rw-r--r--src/ARMJIT_x64/ARMJIT_Branch.cpp39
-rw-r--r--src/ARMJIT_x64/ARMJIT_Compiler.cpp5
-rw-r--r--src/ARMJIT_x64/ARMJIT_LoadStore.cpp5
6 files changed, 69 insertions, 33 deletions
diff --git a/src/ARM.cpp b/src/ARM.cpp
index 50ef8fd..7caef75 100644
--- a/src/ARM.cpp
+++ b/src/ARM.cpp
@@ -23,6 +23,7 @@
#include "ARMInterpreter.h"
#include "AREngine.h"
#include "ARMJIT.h"
+#include "Config.h"
// instruction timing notes
@@ -168,6 +169,13 @@ void ARM::DoSavestate(Savestate* file)
file->VarArray(R_IRQ, 3*sizeof(u32));
file->VarArray(R_UND, 3*sizeof(u32));
file->Var32(&CurInstr);
+ if (!file->Saving && Config::JIT_Enable)
+ {
+ // hack, the JIT doesn't really pipeline
+ // but we still want JIT save states to be
+ // loaded while running the interpreter
+ FillPipeline();
+ }
file->VarArray(NextInstr, 2*sizeof(u32));
file->Var32(&ExceptionBase);
@@ -767,4 +775,40 @@ void ARMv4::ExecuteJIT()
if (Halted == 2)
Halted = 0;
}
-#endif \ No newline at end of file
+#endif
+
+void ARMv5::FillPipeline()
+{
+ if (CPSR & 0x20)
+ {
+ if ((R[15] - 2) & 0x2)
+ {
+ NextInstr[0] = CodeRead32(R[15] - 4, false) >> 16;
+ NextInstr[1] = CodeRead32(R[15], false);
+ }
+ else
+ {
+ NextInstr[0] = CodeRead32(R[15] - 2, false);
+ NextInstr[1] = NextInstr[0] >> 16;
+ }
+ }
+ else
+ {
+ NextInstr[0] = CodeRead32(R[15] - 4, false);
+ NextInstr[1] = CodeRead32(R[15], false);
+ }
+}
+
+void ARMv4::FillPipeline()
+{
+ if (CPSR & 0x20)
+ {
+ NextInstr[0] = CodeRead16(R[15] - 2);
+ NextInstr[1] = CodeRead16(R[15]);
+ }
+ else
+ {
+ NextInstr[0] = CodeRead32(R[15] - 4);
+ NextInstr[1] = CodeRead32(R[15]);
+ }
+} \ No newline at end of file
diff --git a/src/ARM.h b/src/ARM.h
index c3e7f44..811b2e0 100644
--- a/src/ARM.h
+++ b/src/ARM.h
@@ -42,6 +42,8 @@ public:
virtual void DoSavestate(Savestate* file);
+ virtual void FillPipeline() = 0;
+
virtual void JumpTo(u32 addr, bool restorecpsr = false) = 0;
void RestoreCPSR();
@@ -156,6 +158,8 @@ public:
void UpdateRegionTimings(u32 addrstart, u32 addrend);
+ void FillPipeline();
+
void JumpTo(u32 addr, bool restorecpsr = false);
void PrefetchAbort();
@@ -284,6 +288,8 @@ public:
void Reset();
+ void FillPipeline();
+
void JumpTo(u32 addr, bool restorecpsr = false);
void Execute();
diff --git a/src/ARMJIT.cpp b/src/ARMJIT.cpp
index 74554d7..949bc1c 100644
--- a/src/ARMJIT.cpp
+++ b/src/ARMJIT.cpp
@@ -139,6 +139,7 @@ CompiledBlock CompileBlock(ARM* cpu)
int i = 0;
u32 blockAddr = cpu->R[15] - (thumb ? 2 : 4);
u32 r15 = cpu->R[15];
+ cpu->FillPipeline();
u32 nextInstr[2] = {cpu->NextInstr[0], cpu->NextInstr[1]};
do
{
diff --git a/src/ARMJIT_x64/ARMJIT_Branch.cpp b/src/ARMJIT_x64/ARMJIT_Branch.cpp
index 9d4c1e2..30b18d7 100644
--- a/src/ARMJIT_x64/ARMJIT_Branch.cpp
+++ b/src/ARMJIT_x64/ARMJIT_Branch.cpp
@@ -4,6 +4,14 @@ using namespace Gen;
namespace ARMJIT
{
+
+template <typename T>
+int squeezePointer(T* ptr)
+{
+ int truncated = (int)((u64)ptr);
+ assert((T*)((u64)truncated) == ptr);
+ return truncated;
+}
void Compiler::Comp_JumpTo(u32 addr, bool forceNonConstantCycles)
{
@@ -12,9 +20,7 @@ void Compiler::Comp_JumpTo(u32 addr, bool forceNonConstantCycles)
// we'll see how it works out
u32 newPC;
- u32 nextInstr[2];
u32 cycles = 0;
- bool setupRegion = false;
if (addr & 0x1 && !Thumb)
{
@@ -40,7 +46,7 @@ void Compiler::Comp_JumpTo(u32 addr, bool forceNonConstantCycles)
MOV(32, MDisp(RCPU, offsetof(ARMv5, RegionCodeCycles)), Imm32(regionCodeCycles));
- setupRegion = newregion != oldregion;
+ bool setupRegion = newregion != oldregion;
if (setupRegion)
cpu9->SetupCodeMem(addr);
@@ -53,15 +59,14 @@ void Compiler::Comp_JumpTo(u32 addr, bool forceNonConstantCycles)
// doesn't matter if we put garbage in the MSbs there
if (addr & 0x2)
{
- nextInstr[0] = cpu9->CodeRead32(addr-2, true) >> 16;
+ cpu9->CodeRead32(addr-2, true);
cycles += cpu9->CodeCycles;
- nextInstr[1] = cpu9->CodeRead32(addr+2, false);
+ cpu9->CodeRead32(addr+2, false);
cycles += CurCPU->CodeCycles;
}
else
{
- nextInstr[0] = cpu9->CodeRead32(addr, true);
- nextInstr[1] = nextInstr[0] >> 16;
+ cpu9->CodeRead32(addr, true);
cycles += cpu9->CodeCycles;
}
}
@@ -70,12 +75,15 @@ void Compiler::Comp_JumpTo(u32 addr, bool forceNonConstantCycles)
addr &= ~0x3;
newPC = addr+4;
- nextInstr[0] = cpu9->CodeRead32(addr, true);
+ cpu9->CodeRead32(addr, true);
cycles += cpu9->CodeCycles;
- nextInstr[1] = cpu9->CodeRead32(addr+4, false);
+ cpu9->CodeRead32(addr+4, false);
cycles += cpu9->CodeCycles;
}
+ MOV(64, MDisp(RCPU, offsetof(ARM, CodeMem.Mem)), Imm32(squeezePointer(cpu9->CodeMem.Mem)));
+ MOV(32, MDisp(RCPU, offsetof(ARM, CodeMem.Mask)), Imm32(cpu9->CodeMem.Mask));
+
cpu9->RegionCodeCycles = compileTimeCodeCycles;
if (setupRegion)
cpu9->SetupCodeMem(R15);
@@ -102,8 +110,6 @@ void Compiler::Comp_JumpTo(u32 addr, bool forceNonConstantCycles)
u32 compileTimePC = CurCPU->R[15];
CurCPU->R[15] = newPC;
- nextInstr[0] = ((ARMv4*)CurCPU)->CodeRead16(addr);
- nextInstr[1] = ((ARMv4*)CurCPU)->CodeRead16(addr+2);
cycles += NDS::ARM7MemTimings[codeCycles][0] + NDS::ARM7MemTimings[codeCycles][1];
CurCPU->R[15] = compileTimePC;
@@ -116,8 +122,6 @@ void Compiler::Comp_JumpTo(u32 addr, bool forceNonConstantCycles)
u32 compileTimePC = CurCPU->R[15];
CurCPU->R[15] = newPC;
- nextInstr[0] = cpu7->CodeRead32(addr);
- nextInstr[1] = cpu7->CodeRead32(addr+4);
cycles += NDS::ARM7MemTimings[codeCycles][2] + NDS::ARM7MemTimings[codeCycles][3];
CurCPU->R[15] = compileTimePC;
@@ -128,19 +132,10 @@ void Compiler::Comp_JumpTo(u32 addr, bool forceNonConstantCycles)
}
MOV(32, MDisp(RCPU, offsetof(ARM, R[15])), Imm32(newPC));
- MOV(32, MDisp(RCPU, offsetof(ARM, NextInstr[0])), Imm32(nextInstr[0]));
- MOV(32, MDisp(RCPU, offsetof(ARM, NextInstr[1])), Imm32(nextInstr[1]));
if ((Thumb || CurInstr.Cond() >= 0xE) && !forceNonConstantCycles)
ConstantCycles += cycles;
else
ADD(32, MDisp(RCPU, offsetof(ARM, Cycles)), Imm8(cycles));
-
- if (setupRegion)
- {
- MOV(64, R(ABI_PARAM1), R(RCPU));
- MOV(32, R(ABI_PARAM2), Imm32(newPC));
- CALL((void*)&ARMv5::SetupCodeMem);
- }
}
void Compiler::Comp_JumpTo(Gen::X64Reg addr, bool restoreCPSR)
diff --git a/src/ARMJIT_x64/ARMJIT_Compiler.cpp b/src/ARMJIT_x64/ARMJIT_Compiler.cpp
index 0fbcfda..ab13cb6 100644
--- a/src/ARMJIT_x64/ARMJIT_Compiler.cpp
+++ b/src/ARMJIT_x64/ARMJIT_Compiler.cpp
@@ -395,11 +395,6 @@ CompiledBlock Compiler::CompileBlock(ARM* cpu, FetchedInstr instrs[], int instrs
MOV(32, MDisp(RCPU, offsetof(ARM, R[15])), Imm32(R15));
MOV(32, MDisp(RCPU, offsetof(ARM, CodeCycles)), Imm32(CurInstr.CodeCycles));
MOV(32, MDisp(RCPU, offsetof(ARM, CurInstr)), Imm32(CurInstr.Instr));
- if (i == instrsCount - 1)
- {
- MOV(32, MDisp(RCPU, offsetof(ARM, NextInstr[0])), Imm32(CurInstr.NextInstr[0]));
- MOV(32, MDisp(RCPU, offsetof(ARM, NextInstr[1])), Imm32(CurInstr.NextInstr[1]));
- }
if (comp == NULL)
SaveCPSR();
diff --git a/src/ARMJIT_x64/ARMJIT_LoadStore.cpp b/src/ARMJIT_x64/ARMJIT_LoadStore.cpp
index 6386f8b..3b4cb7d 100644
--- a/src/ARMJIT_x64/ARMJIT_LoadStore.cpp
+++ b/src/ARMJIT_x64/ARMJIT_LoadStore.cpp
@@ -457,11 +457,6 @@ void Compiler::Comp_MemAccess(OpArg rd, bool signExtend, bool store, int size)
}
}
-void printStuff2(u32 a, u32 b)
-{
- printf("b %x %x\n", a, b);
-}
-
s32 Compiler::Comp_MemAccessBlock(int rn, BitSet16 regs, bool store, bool preinc, bool decrement, bool usermode)
{
int regsCount = regs.Count();