blob: 4cdd4282c32145cf69c5eaec59761ef3efdb836e (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
|
#pragma once
/** @brief amount of total palettes in PPU */
#define HH_PPU_PALETTE_COUNT 8
/** @brief amount of colors in palette */
#define HH_PPU_PALETTE_COLOR_COUNT 8
/** @brief address line width in bits */
#define HH_PPU_RAM_BUS_ADDR_WIDTH 16
/** @brief data line width in bits */
#define HH_PPU_RAM_BUS_DATA_WIDTH 16
/** @brief max amount of foreground sprites allowed */
#define HH_PPU_FG_SPRITE_COUNT 128
/** @brief sprite width in pixel */
#define HH_PPU_SPRITE_WIDTH 16
/** @brief sprite height in pixels */
#define HH_PPU_SPRITE_HEIGHT 16
/** @brief screen width in pixels */
#define HH_PPU_SCREEN_WIDTH 320
/** @brief screen height in pixels */
#define HH_PPU_SCREEN_HEIGHT 240
/** @brief amount of horizontal background tiles on background canvas */
#define HH_PPU_BG_CANVAS_TILES_H 40
/** @brief amount of vertical background tiles on background canvas */
#define HH_PPU_BG_CANVAS_TILES_V 30
/** @brief amount of bytes in command (16 + 16 bits) */
#define HH_PPU_COMMAND_BYTES 4
/** @brief command buffer size (large enough to update entire screen + all fg sprites + aux + all palettes + 16 for safety) */
#define HH_PPU_COMMAND_BUFFER_SIZE (HH_PPU_COMMAND_BYTES * \
(HH_PPU_VRAM_FAM_SIZE + HH_PPU_VRAM_BAM_SIZE + HH_PPU_VRAM_AUX_SIZE + HH_PPU_VRAM_PAL_SIZE + 16))
#include "ppu/types.h"
/** @brief tilemap memory address offset */
#define HH_PPU_VRAM_TMM_OFFSET ((hh_ppu_addr_t) 0x0000)
/** @brief tilemap memory size in words */
#define HH_PPU_VRAM_TMM_SIZE ((hh_ppu_addr_t) 0xd000)
/** @brief sprite size in words */
#define HH_PPU_VRAM_TMM_SPRITE_SIZE 52
/** @brief pixels per word for sprite */
#define HH_PPU_VRAM_TMM_SPRITE_PPW 5
/** @brief background attribute memory address offset */
#define HH_PPU_VRAM_BAM_OFFSET ((hh_ppu_addr_t) 0xd000)
/** @brief background attribute memory size in words */
#define HH_PPU_VRAM_BAM_SIZE ((hh_ppu_addr_t) 0x04b0)
/** @brief background attribute memory entry size in words */
#define HH_PPU_VRAM_BAM_ENTRY_SIZE 1
/** @brief foreground attribute memory address offset */
#define HH_PPU_VRAM_FAM_OFFSET ((hh_ppu_addr_t) 0xd800)
/** @brief foreground attribute memory size in words */
#define HH_PPU_VRAM_FAM_SIZE ((hh_ppu_addr_t) 0x0100)
/** @brief foreground attribute memory entry size in words */
#define HH_PPU_VRAM_FAM_ENTRY_SIZE 2
/** @brief palette memory address offset */
#define HH_PPU_VRAM_PAL_OFFSET ((hh_ppu_addr_t) 0xdc00)
/** @brief palette memory size in words */
#define HH_PPU_VRAM_PAL_SIZE ((hh_ppu_addr_t) 0x0040)
/** @brief palette entry size in words */
#define HH_PPU_VRAM_PAL_ENTRY_SIZE 1
/** @brief auxiliary memory address offset */
#define HH_PPU_VRAM_AUX_OFFSET ((hh_ppu_addr_t) 0xde00)
/** @brief auxiliary memory size in words */
#define HH_PPU_VRAM_AUX_SIZE ((hh_ppu_addr_t) 0x0002)
|