aboutsummaryrefslogtreecommitdiff
path: root/basys3/basys3.srcs/spi_tb.vhd
blob: a8aa8c2d6ad1e32955123c90ddd07f4a1ae15263 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
library ieee;
library unisim;

use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use unisim.vcomponents.all;
use work.ppu_consts.all;

entity spi_tb is
end spi_tb;

architecture behavioral of spi_tb is
	signal SYSCLK : std_logic := '0';
	signal SPI_CLK : std_logic := '0';
	signal SPI_MOSI : std_logic := '0';
	signal RESET : std_logic := '0';
	signal DATA : std_logic_vector(PPU_RAM_BUS_ADDR_WIDTH+PPU_RAM_BUS_DATA_WIDTH-1 downto 0) := (others => '0');
begin
	uut : entity work.spi port map(
		SYSCLK => SYSCLK,
		RESET => RESET,
		DATA => DATA,
		SPI_CLK => SPI_CLK,
		SPI_MOSI => SPI_MOSI);

	sysclkgen: process
	begin
		for i in 0 to 10000 loop
			wait for 5 ns;
			SYSCLK <= '1';
			wait for 5 ns;
			SYSCLK <= '0';
		end loop;
		wait; -- stop for simulator
	end process;

	spi_data: process
	begin
		SPI_MOSI <= '0';
		wait for 50 ns;
		SPI_CLK <= '1';
		wait for 50 ns;
		SPI_CLK <= '0';

		SPI_MOSI <= '1';
		wait for 50 ns;
		SPI_CLK <= '1';
		wait for 50 ns;
		SPI_CLK <= '0';

		SPI_MOSI <= '0';
		wait for 50 ns;
		SPI_CLK <= '1';
		wait for 50 ns;
		SPI_CLK <= '0';

		SPI_MOSI <= '1';
		wait for 50 ns;
		SPI_CLK <= '1';
		wait for 50 ns;
		SPI_CLK <= '0';

		SPI_MOSI <= '0';
		wait for 50 ns;
		SPI_CLK <= '1';
		wait for 50 ns;
		SPI_CLK <= '0';

		SPI_MOSI <= '1';
		wait for 50 ns;
		SPI_CLK <= '1';
		wait for 50 ns;
		SPI_CLK <= '0';

		SPI_MOSI <= '1';
		wait for 50 ns;
		SPI_CLK <= '1';
		wait for 50 ns;
		SPI_CLK <= '0';

		SPI_MOSI <= '0';
		wait for 50 ns;
		SPI_CLK <= '1';
		wait for 50 ns;
		SPI_CLK <= '0';

		SPI_MOSI <= '0';
		wait for 50 ns;
		SPI_CLK <= '1';
		wait for 50 ns;
		SPI_CLK <= '0';

		SPI_MOSI <= '1';
		wait for 50 ns;
		SPI_CLK <= '1';
		wait for 50 ns;
		SPI_CLK <= '0';

		SPI_MOSI <= '0';
		wait for 50 ns;
		SPI_CLK <= '1';
		wait for 50 ns;
		SPI_CLK <= '0';

		SPI_MOSI <= '1';
		wait for 50 ns;
		SPI_CLK <= '1';
		wait for 50 ns;
		SPI_CLK <= '0';

		SPI_MOSI <= '0';
		wait for 50 ns;
		SPI_CLK <= '1';
		wait for 50 ns;
		SPI_CLK <= '0';

		SPI_MOSI <= '0';
		wait for 50 ns;
		SPI_CLK <= '1';
		wait for 50 ns;
		SPI_CLK <= '0';

		SPI_MOSI <= '0';
		wait for 50 ns;
		SPI_CLK <= '1';
		wait for 50 ns;
		SPI_CLK <= '0';

		SPI_MOSI <= '0';
		wait for 50 ns;
		SPI_CLK <= '1';
		wait for 50 ns;
		SPI_CLK <= '0';

		SPI_MOSI <= '1';
		wait for 50 ns;
		SPI_CLK <= '1';
		wait for 50 ns;
		SPI_CLK <= '0';

		SPI_MOSI <= '0';
		wait for 50 ns;
		SPI_CLK <= '1';
		wait for 50 ns;
		SPI_CLK <= '0';

		SPI_MOSI <= '0';
		wait for 50 ns;
		SPI_CLK <= '1';
		wait for 50 ns;
		SPI_CLK <= '0';

		SPI_MOSI <= '1';
		wait for 50 ns;
		SPI_CLK <= '1';
		wait for 50 ns;
		SPI_CLK <= '0';

		SPI_MOSI <= '1';
		wait for 50 ns;
		SPI_CLK <= '1';
		wait for 50 ns;
		SPI_CLK <= '0';

		SPI_MOSI <= '1';
		wait for 50 ns;
		SPI_CLK <= '1';
		wait for 50 ns;
		SPI_CLK <= '0';

		SPI_MOSI <= '0';
		wait for 50 ns;
		SPI_CLK <= '1';
		wait for 50 ns;
		SPI_CLK <= '0';

		SPI_MOSI <= '0';
		wait for 50 ns;
		SPI_CLK <= '1';
		wait for 50 ns;
		SPI_CLK <= '0';

		SPI_MOSI <= '1';
		wait for 50 ns;
		SPI_CLK <= '1';
		wait for 50 ns;
		SPI_CLK <= '0';

		SPI_MOSI <= '1';
		wait for 50 ns;
		SPI_CLK <= '1';
		wait for 50 ns;
		SPI_CLK <= '0';

		SPI_MOSI <= '1';
		wait for 50 ns;
		SPI_CLK <= '1';
		wait for 50 ns;
		SPI_CLK <= '0';

		SPI_MOSI <= '1';
		wait for 50 ns;
		SPI_CLK <= '1';
		wait for 50 ns;
		SPI_CLK <= '0';

		SPI_MOSI <= '1';
		wait for 50 ns;
		SPI_CLK <= '1';
		wait for 50 ns;
		SPI_CLK <= '0';

		SPI_MOSI <= '1';
		wait for 50 ns;
		SPI_CLK <= '1';
		wait for 50 ns;
		SPI_CLK <= '0';

		SPI_MOSI <= '1';
		wait for 50 ns;
		SPI_CLK <= '1';
		wait for 50 ns;
		SPI_CLK <= '0';

		SPI_MOSI <= '1';
		wait for 50 ns;
		SPI_CLK <= '1';
		wait for 50 ns;
		SPI_CLK <= '0';

		wait for 50 ns;
		SPI_CLK <= '1';
		wait for 50 ns;
		SPI_CLK <= '0';
		wait for 50 ns;
		SPI_CLK <= '1';
		wait for 50 ns;
		SPI_CLK <= '0';
		wait for 50 ns;
		SPI_CLK <= '1';
		wait for 50 ns;
		SPI_CLK <= '0';
		wait for 50 ns;
		SPI_CLK <= '1';
		wait for 50 ns;
		SPI_CLK <= '0';
		wait for 50 ns;
		SPI_CLK <= '1';
		wait for 50 ns;
		SPI_CLK <= '0';
		wait for 50 ns;
		RESET <= '1';
		wait for 50 ns;
		RESET <= '0';


		wait; -- stop for simulator
	end process;
end;