blob: 810cef9ff09e0e9d00ead46871f183a8be1e8ad6 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
|
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity apu_note_to_frequency is port (
-- clk : in std_logic;
-- rst : in std_logic;
data : in std_logic_vector(6 downto 0);
freq : out std_logic_vector(11 downto 0)); -- frequency
end entity;
architecture Behavioral of apu_note_to_frequency is
signal buff_small : std_logic_vector(7 downto 0) := (others => '0');
signal buff : std_logic_vector(15 downto 0) := (others => '0');
signal shift : integer;
begin
shift <= to_integer(unsigned( data(2 downto 0) ));
buff <=
x"1F0" when data(6 downto 3) = (x"1") else -- C 496
x"1D0" when data(6 downto 3) = (x"2") else -- C#/Db 464
x"1B0" when data(6 downto 3) = (x"3") else -- D 432
x"1A0" when data(6 downto 3) = (x"4") else -- D#/Eb 416
x"180" when data(6 downto 3) = (x"5") else -- E 384
x"170" when data(6 downto 3) = (x"6") else -- F 368
x"158" when data(6 downto 3) = (x"7") else -- F#/Gb 344
x"140" when data(6 downto 3) = (x"8") else -- G 320
x"130" when data(6 downto 3) = (x"9") else -- G#/Ab 304
x"120" when data(6 downto 3) = (x"A") else -- A 288
x"110" when data(6 downto 3) = (x"B") else -- A#/Bb 272
x"100" when data(6 downto 3) = (x"C") else -- B 256
x"000";
-- buff <= x"1" & buff_small;
freq <= std_logic_vector( shift_right(unsigned(buff), shift) );
-- freq <= (others => '0') & buff(11 downto shift); -- bitshift values out (or div by powers of 2) -- TODO: NO WORKY!!! (concat (others => '0');)
end architecture;
|