aboutsummaryrefslogtreecommitdiff
path: root/basys3
Commit message (Collapse)AuthorAge
* more debuggingppu-stm-integration-demolonkaars2023-04-17
|
* don't point openfpgaloader to home directorylonkaars2023-04-16
|
* more debugginglonkaars2023-04-16
|
* last-ditch debugging effortslonkaars2023-04-07
|
* WIP more debugginglonkaars2023-04-07
|
* remove pull down resistor for SPI SR and test new SPI transmitlonkaars2023-04-04
|
* update i/o in vhdl and minor improvementslonkaars2023-04-03
|
* worky but janky integration donelonkaars2023-04-03
|
* it's workinglonkaars2023-03-31
|
* spi not working on hardwarelonkaars2023-03-30
|
* new spi systemlonkaars2023-03-30
|
* more debugging WIPlonkaars2023-03-29
|
* update pipelinelonkaars2023-03-29
|
* WIP testing ppu (fixed BAM 2nat buffer overflow)lonkaars2023-03-23
|
* debugged the ppu (still WIP, but some output is visible)lonkaars2023-03-20
|
* WIP ppu testinglonkaars2023-03-14
|
* fix write enable input linelonkaars2023-03-13
|
* working bitstream generationppulonkaars2023-03-13
|
* merge `dev` into `ppu`lonkaars2023-03-13
|\
| * top.vhdllonkaars2023-03-10
| |
| * initial merge of #26lonkaars2023-03-10
| |
* | fix display upscaler (output working!)lonkaars2023-03-13
| |
* | upscaler test with coe initialized romlonkaars2023-03-12
| |
* | WIP dispctl (valid VGA signal)lonkaars2023-03-12
| |
* | ppu_dispctl test for valid VGA signal using DMT 640x480 @ 60lonkaars2023-03-08
| |
* | ppu dispctl WIP (shift XY output 2 scanlines and send THVBLANK)lonkaars2023-03-08
| |
* | more WIP dispctllonkaars2023-03-08
| |
* | WIP dispctllonkaars2023-03-08
| |
* | scaffold vga display controller and upscalerlonkaars2023-03-08
| |
* | fix multiple driver net errorslonkaars2023-03-04
| |
* | foreground sprite optimization (untested) donelonkaars2023-03-04
| |
* | WIP fg sprite optimilizationlonkaars2023-03-03
| |
* | WIP addr_dec timing check + ppu address bus fixlonkaars2023-03-01
|/
* update style guide and format codelonkaars2023-02-24
|
* merge #16lonkaars2023-02-24
|\
| * aanpassingenheavydemon212023-02-23
| | | | | | | | was counter naar 0 vergeten
| * clockheavydemon212023-02-23
| | | | | | | | interne clcok toegevoegd aan de vga modules. niks is veranderd aan de PLUT want die werkt nog steeds op dezelfde SYSCLK.
| * plut,comp en vgaNielsCoding2023-02-23
| |
| * Merge branch 'dev' of https://github.com/lonkaars/avans-arcade into mergeUnavailableDev2023-02-22
| |\
| * | small formatting fixUnavailableDev2023-02-19
| | |
| * | shifted triangle wave 180*UnavailableDev2023-02-19
| | |
| * | polish on APU_N2FUnavailableDev2023-02-19
| | |
| * | apu_LUT_reader made with variable frequencyUnavailableDev2023-02-19
| | |
| * | single frequency implementationUnavailableDev2023-02-19
| | |
* | | ppu foreground sprite working and ~50% testedlonkaars2023-02-23
| | |
* | | WIP ppu fg sprite fetch logiclonkaars2023-02-22
| | |
* | | WIP foreground sprite + `std_logic_vector` -> `unsigned` messlonkaars2023-02-21
| | |
* | | WIP ppu foreground sprite componentlonkaars2023-02-21
| | |
* | | background sprite component done, tested, and working without latcheslonkaars2023-02-21
| | |
* | | PPU debugged and working (but with unwanted latches)lonkaars2023-02-21
| | |