aboutsummaryrefslogtreecommitdiff
path: root/src/ARM_InstrInfo.cpp
Commit message (Collapse)AuthorAge
* decrease jit block cache address granularityRSDuck2020-04-26
| | | | | | | fixes Dragon Quest IX move code with side effects out of assert, fixes release build (thanks to m4wx for this one) also remove some leftovers of jit pipelining
* new block cache and much more...RSDuck2020-04-26
| | | | | | | | | - more reliable code invalidation detection - blocks aren't stopped at any branch, but are being followed if possible to get larger blocks - idle loop recognition - optimised literal loads, load/store cycle counting and loads/stores from constant addresses
* more fixes for flag optimisationRSDuck2020-04-26
| | | | + small cycle counting optimisation
* fixes for flag optimisationRSDuck2020-04-26
|
* optimise away unneeded flag setsRSDuck2020-04-26
| | | | | - especially useful for thumb code and larger max block sizes - can still be improved upon
* fix register alloc for half word loadsRSDuck2020-04-26
| | | | | fixes Mega Man Star Force 2 with cheat applied it probably used a pc relative load which were interpreted as branches
* jit: fix thumb hi reg alu and mcr haltRSDuck2020-04-26
| | | | + mcr/mrc aren't always, msr_imm is never unk on ARM7
* jit: fix misc static branch thingsRSDuck2020-04-26
|
* jit: fix BLX_reg with rn=lrRSDuck2020-04-26
|
* jit: branch instructionsRSDuck2020-04-26
|
* jit: thumb block transfer workingRSDuck2020-04-26
| | | | also pc and sp relative loads and some refactoring
* JIT: most mem instructions workingRSDuck2020-04-26
| | | | + branching
* JIT: baseRSDuck2020-04-26
all instructions are interpreted