| Commit message (Collapse) | Author | Age | ||
|---|---|---|---|---|
| ... | ||||
| * | jit: LDM/STM finally(!) working + MUL, MLA and CLZ | RSDuck | 2020-04-26 | |
| | | ||||
| * | jit: branch instructions | RSDuck | 2020-04-26 | |
| | | ||||
| * | jit: thumb block transfer working | RSDuck | 2020-04-26 | |
| | | | | | also pc and sp relative loads and some refactoring | |||
| * | JIT: most mem instructions working | RSDuck | 2020-04-26 | |
| | | | | | + branching | |||
| * | JIT: compilation of word load and store | RSDuck | 2020-04-26 | |
| | | ||||
| * | jit: correct cycle counting for thumb shift by reg | RSDuck | 2020-04-26 | |
| | | ||||
| * | JIT: implemented most ALU instructions | RSDuck | 2020-04-26 | |
| | | ||||
| * | JIT: base | RSDuck | 2020-04-26 | |
| all instructions are interpreted | ||||