| Commit message (Collapse) | Author | Age | ||
|---|---|---|---|---|
| ... | ||||
| * | load register only if needed | RSDuck | 2020-04-26 | |
| | | | | | | - do thumb bl long merge in the first step - preparations for better branch jitting | |||
| * | more fixes for flag optimisation | RSDuck | 2020-04-26 | |
| | | | | | + small cycle counting optimisation | |||
| * | remove debug printing | RSDuck | 2020-04-26 | |
| | | ||||
| * | fixes for flag optimisation | RSDuck | 2020-04-26 | |
| | | ||||
| * | optimise away unneeded flag sets | RSDuck | 2020-04-26 | |
| | | | | | | - especially useful for thumb code and larger max block sizes - can still be improved upon | |||
| * | abandon pipelining on jit | RSDuck | 2020-04-26 | |
| | | | | | | fixes Golden Sun Dawn this makes the cpu state incompatible between interpreter and JIT. That's why switching cpu mode requires a restart(not requiring is stupid anyway) and the pipeline is manually filled when making a save state. | |||
| * | remove unneeded dolphin code, C++11 static_assert | RSDuck | 2020-04-26 | |
| | | ||||
| * | jit: fix RSC | RSDuck | 2020-04-26 | |
| | | ||||
| * | jit: fix thumb hi reg alu and mcr halt | RSDuck | 2020-04-26 | |
| | | | | | + mcr/mrc aren't always, msr_imm is never unk on ARM7 | |||
| * | jit: decrease blockcache AddrMapping size for ARM9 | RSDuck | 2020-04-26 | |
| | | ||||
| * | jit: fix misc static branch things | RSDuck | 2020-04-26 | |
| | | ||||
| * | jit: LDM/STM keep proper stack alignment | RSDuck | 2020-04-26 | |
| | | ||||
| * | jit: fix BLX_reg with rn=lr | RSDuck | 2020-04-26 | |
| | | ||||
| * | jit: add compile option | RSDuck | 2020-04-26 | |
| | | ||||
| * | jit: make everything configurable | RSDuck | 2020-04-26 | |
| | | ||||
| * | jit: fix linux | RSDuck | 2020-04-26 | |
| | | ||||
| * | jit: fix wrongly placed const | RSDuck | 2020-04-26 | |
| | | ||||
| * | jit: SMULL and SMLAL | RSDuck | 2020-04-26 | |
| | | ||||
| * | jit: LDM/STM finally(!) working + MUL, MLA and CLZ | RSDuck | 2020-04-26 | |
| | | ||||
| * | jit: branch instructions | RSDuck | 2020-04-26 | |
| | | ||||
| * | jit: thumb block transfer working | RSDuck | 2020-04-26 | |
| | | | | | also pc and sp relative loads and some refactoring | |||
| * | JIT: most mem instructions working | RSDuck | 2020-04-26 | |
| | | | | | + branching | |||
| * | JIT: compilation of word load and store | RSDuck | 2020-04-26 | |
| | | ||||
| * | jit: correct cycle counting for thumb shift by reg | RSDuck | 2020-04-26 | |
| | | ||||
| * | JIT: implemented most ALU instructions | RSDuck | 2020-04-26 | |
| | | ||||
| * | JIT: base | RSDuck | 2020-04-26 | |
| all instructions are interpreted | ||||