| Commit message (Collapse) | Author | Age | |
|---|---|---|---|
| * | remove some debug crap | Arisotura | 2020-12-10 |
| | | |||
| * | make things function atleast somewhat | Arisotura | 2020-10-26 |
| | | | | | no pciture is being actually sent yet | ||
| * | messin' around | Arisotura | 2020-09-08 |
| | | |||
| * | check IRQ first then Idle loop | RSDuck | 2020-07-28 |
| | | | | | apparently I put it this way for a reason | ||
| * | subtract cycles after checking IRQ and Halt | RSDuck | 2020-07-27 |
| | | | | | also switch back to adding to ARM::Cycles instead of subtracting from them | ||
| * | fix build with JIT disabled | RSDuck | 2020-07-25 |
| | | | | | fixes #675 and #674 | ||
| * | reconcile DSi and JIT, fastmem for x64 and Windows | RSDuck | 2020-06-30 |
| | | |||
| * | first steps in bringing over the JIT refactor/fastmem | RSDuck | 2020-06-16 |
| | | |||
| * | rewrite JIT memory emulation | RSDuck | 2020-06-16 |
| | | |||
| * | fix build with JIT disabled and set default JIT maxblock size to 32 | RSDuck | 2020-06-16 |
| | | |||
| * | implement block linking + some refactoring | RSDuck | 2020-06-16 |
| | | | | | currently only supported for x64 | ||
| * | remove debug leftovers | RSDuck | 2020-06-16 |
| | | |||
| * | improve nop handling and proper behaviour for LDM^ | RSDuck | 2020-06-16 |
| | | | | | fixes dslinux | ||
| * | make savestates 100% compatible again | RSDuck | 2020-06-16 |
| | | |||
| * | integrate changes from ARM64 backend and more | RSDuck | 2020-06-16 |
| | | | | | | | | | | - better handle LDM/STM in reg alloc - unify Halted and IRQ in anticipation for branch inlining - literal optimisations can be disabled in gui - jit blocks follow simple returns - fix idle loop detection - break jit blocks on IRQ (fixes saving in Pokemon White) | ||
| * | new block cache and much more... | RSDuck | 2020-06-16 |
| | | | | | | | | | | - more reliable code invalidation detection - blocks aren't stopped at any branch, but are being followed if possible to get larger blocks - idle loop recognition - optimised literal loads, load/store cycle counting and loads/stores from constant addresses | ||
| * | abandon pipelining on jit | RSDuck | 2020-06-16 |
| | | | | | | fixes Golden Sun Dawn this makes the cpu state incompatible between interpreter and JIT. That's why switching cpu mode requires a restart(not requiring is stupid anyway) and the pipeline is manually filled when making a save state. | ||
| * | fix uninitialised memory mapping | RSDuck | 2020-06-16 |
| | | |||
| * | jit: decrease blockcache AddrMapping size for ARM9 | RSDuck | 2020-06-16 |
| | | |||
| * | jit: add compile option | RSDuck | 2020-06-16 |
| | | |||
| * | jit: make everything configurable | RSDuck | 2020-06-16 |
| | | |||
| * | jit: LDM/STM finally(!) working + MUL, MLA and CLZ | RSDuck | 2020-06-16 |
| | | |||
| * | jit: branch instructions | RSDuck | 2020-06-16 |
| | | |||
| * | JIT: most mem instructions working | RSDuck | 2020-06-16 |
| | | | | | + branching | ||
| * | JIT: implemented most ALU instructions | RSDuck | 2020-06-16 |
| | | |||
| * | JIT: base | RSDuck | 2020-06-16 |
| | | | | | all instructions are interpreted | ||
| * | make it able to switch between DS and DSi modes | Arisotura | 2020-06-01 |
| | | |||
| * | Merge commit '4b57416552ec2fa95216e2b044559f215723bf70' into melonDSi | Arisotura | 2020-05-30 |
| |\ | |||
| | * | detect whether we are running the game | Arisotura | 2020-02-24 |
| | | | |||
| | * | * add support for a bunch of codes (all of them minus the loop shit, really) | Arisotura | 2020-02-14 |
| | | | | | | | | | * hook it betterer so it doesn't asplode | ||
| | * | update copyright years | Arisotura | 2020-02-14 |
| | | | |||
| * | | add AES, fix a bunch of bugs | Arisotura | 2019-06-19 |
| | | | | | | | | | we're getting an error screen! wee | ||
| * | | y'know, actually running the DMA units might yield better results. | Arisotura | 2019-06-18 |
| | | | |||
| * | | fix fucking ass-stupid bug with new-WRAM handling | Arisotura | 2019-06-16 |
| | | | |||
| * | | get it to do more interesting things | Arisotura | 2019-06-15 |
| | | | |||
| * | | add I2C shito | Arisotura | 2019-06-15 |
| |/ | |||
| * | pft | Arisotura | 2019-06-10 |
| | | |||
| * | fasterer BG/OBJ VRAM reads | Arisotura | 2019-06-09 |
| | | |||
| * | fasterer IRQ check. clean up code. | Arisotura | 2019-06-08 |
| | | |||
| * | draft API for OpenGL shito in libui | Arisotura | 2019-03-31 |
| | | |||
| * | move platform specific config to platform specif ffile ayyyyyyyyyyygfghj;,gnxbf | Arisotura | 2019-03-15 |
| | | |||
| * | start work on non-direct mode. reply to DHCP discover frame. | Arisotura | 2019-02-23 |
| | | |||
| * | also, update copyright name | Arisotura | 2019-01-22 |
| | | |||
| * | redesign main emu loop to use timestamps instead of being a trainwreck | StapleButter | 2019-01-05 |
| | | | | | | | | | * cleaner code * faster in some cases * more accurate (on-demand compensation for timers and GPU) * less prone to desyncs * overall betterer | ||
| * | add PoC ARM9 instruction cache logic. not actually in use, but it's there as ↵ | StapleButter | 2019-01-04 |
| | | | | | a reference (and if we ever need it). | ||
| * | add missing shit to savestates. bump the version up. | StapleButter | 2018-12-11 |
| | | |||
| * | more sensible cache timings | StapleButter | 2018-12-11 |
| | | | | | (still a big fat hack) | ||
| * | add back faster prefetch for ARM9 | StapleButter | 2018-12-11 |
| | | |||
| * | finish the work on the main loop. finally fix all cases of desync I could ↵ | StapleButter | 2018-12-11 |
| | | | | | find. also add #ifdef'd debug code to check for desyncs. | ||
| * | temp commit | StapleButter | 2018-12-11 |
| | | | | | almost done killing ARM9/ARM7 desync, f | ||